We use cookies. Find out more about it here. By continuing to browse this site you are agreeing to our use of cookies.
#alert
Back to search results

CAD Engineer - Methodology/Flow/ STA

Advanced Micro Devices, Inc.
$171,200.00/Yr.-$256,800.00/Yr.
United States, Texas, Austin
7171 Southwest Parkway (Show on map)
Oct 01, 2025


WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences - from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.

THE ROLE:

In this role, as part of CAD Methodology team, you'll have the opportunity to develop and deploy differentiating methodologies for next generation AMD designs. Your contributions will impact several products across all market segments from adaptive embedded computing, server, desktop to laptop designs.

THE PERSON:
AMD is looking for a dynamic, self-motivated, experienced, detail-oriented timing analysis engineer with strong technical knowledge and excellent communication and interpersonal skills.

KEY RESPONSIBLITIES:

  • Develop and deliver timing methodology flow for next generation designs.
  • Release high quality flows and provide support to design teams on critical issues.
  • Evaluate and qualify capabilities of new EDA tools and collaboratively develop new features.
  • Provide technical leadership, mentoring and customer support in a global multi-cultural work environment.


P
REFERRED EXPERIENCE:

  • Strong digital circuit fundamentals. Proficient in STA methodologies for timing closure.
  • Expert user of PrimeTime, extraction and placement and routing tools.
  • Experience with analyzing timing reports and identifying design/constraint issues.
  • Familiarity with Verilog and System Verilog for design.
  • Familiarity on 3DIC design implementation and analysis. Requires EDA tool competence and strong scripting capability.
  • Excellent UNIX and programming skills (Perl, Python, and TCL).
  • Ability to provide technical presentations and write clear documentation.
  • Experience working on multiple projects in a global team environment.

ACADEMIC CREDENTIALS:

  • Bachelor's or Master's Degree in Electrical Engineering or Computer Science or equivalent with experience.

LOCATION: Austin, TX

#LI-SL3

#LI-Hybrid

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

Applied = 0

(web-759df7d4f5-28ndr)